INFORMATION DISCLOSURE CITATION IN AN APPLICATION

(PTO-1449)

OIPE JC26 MAR 11 2002 PATENT & TRADEMARK OFFICE

ATTY. DOCKET NO.	SERIAL NO.
15448-0505	10/029,547
APPLICANT: Alok Jain, et al.	
FILING DATE: December 21, 2001	GROUP: 2818

RECEIVED TECHNOLOGY CENTER 2800

U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT NO.	DATE	NAME	CLASS	SUBCLASS	FILING DATE

RECEIVED APR 25 2002 Technology Center 2100

FOREIGN PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT NO.	DATE	COUNTRY	CLASS	SUBCLASS	Translation Yes	Translation No

OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)

AJ	"M. Pandey, et al., "Exploiting Symmetry when Verifying Transistor-Level Circuits by Symbolic Trajectory Evaluation," IEEE, Vol. 18, No. 7, July 1999, pp. 918-935.
	D. T. Blaauw, et al., "Functional Abstraction of Logic Gates for Switch-Level Simulation," European Conference on Design Automation, pp. 329-333, February 1991.
	S. Kundu, "GateMaker: A Transistor to Gate Level Model Extractor for Simulation, Automatic Test Pattern Generation and Verification," International Test Conference, pp. 372-381, 1998.
	R. E. Bryant, "Algorithmic Aspects of Symbolic Switch Network Analysis," IEEE Transactions on Computer Aided Design, pp. 618-633, July 1987.
/	R. E. Bryant, "Boolean Analysis of MOS Circuits," IEEE Transactions on Computer Aided Design, pp. 634-649, July 1987.
	R. E. Bryant, "Extraction of Gate Level Models From Transistor Circuits by Four-Valued Symbolic Analysis," International Conference on Computer Aided Design, pp. 350-353, 1991.
/	S. Jain, et al., "Automatic Clock Abstraction from Sequential Circuits," Design Automation Conference, pp. 707-711, 1995.
	R. Razdan, et al., "Clock Suppression Techniques for Synchronous Circuits," IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, pp. 1547-1556, October 1993.
AJ	F. Rocheteau, et al., "Tralala: A Fast and Accurate Functional Abstraction Tool For Transistor Netlists," SAME 99, Accessible from http://www.sansistor.com.

OK AJ. No date No Page

EXAMINER	DATE CONSIDERED
N. Jain	8/3/05

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.